projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: e38adba)
remove unneeded code
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 6 Apr 2021 20:35:12 +0000 (21:35 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Tue, 6 Apr 2021 20:38:08 +0000 (21:38 +0100)
src/soc/debug/dmi2jtag.py patch | blob | history

diff --git a/src/soc/debug/dmi2jtag.py b/src/soc/debug/dmi2jtag.py
index 7f464d931c7064d512862dad3278d4a18ff5d365..bc32f58045cca2a7f1c4a004e69536c2c4da3c3c 100644 (file)
--- a/src/soc/debug/dmi2jtag.py
+++ b/src/soc/debug/dmi2jtag.py
@@ -12,7 +12,6 @@ from nmigen import Memory, Signal, Module
 
 from nmigen.back.pysim import Simulator, Delay, Settle, Tick
 from nmutil.util import wrap
-from nmigen_soc.wishbone import Interface as WishboneInterface
 
 
 # JTAG to DMI interface