projects / soc.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: d647da4)
comment update
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 4 Feb 2021 16:53:53 +0000 (16:53 +0000)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Wed, 10 Feb 2021 15:25:19 +0000 (15:25 +0000)
src/soc/decoder/isa/caller.py patch | blob | history

diff --git a/src/soc/decoder/isa/caller.py b/src/soc/decoder/isa/caller.py
index 7730ce198d8d70a4db02a80ab54c0450d678b6b2..d8774b4c66d50c9dac2e0b36246196024340980a 100644 (file)
--- a/src/soc/decoder/isa/caller.py
+++ b/src/soc/decoder/isa/caller.py
@@ -247,7 +247,7 @@ class SVP64PrefixFields:
         # 6 bit major opcode EXT001, 2 bits "identifying" (7, 9), 24 SV ReMap
         self.major = FieldSelectableInt(self.insn, tuple(range(0,6)))
         self.pid = FieldSelectableInt(self.insn, (7, 9)) # must be 0b11
-        rmfields = [6, 8] + list(range(10,32)) # SVP64 24-bit RM
+        rmfields = [6, 8] + list(range(10,32)) # SVP64 24-bit RM (ReMap)
         self.rm = FieldSelectableInt(self.insn, rmfields)