projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
74adda7
)
TODO on RA immediate-zero mode
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 10 Jun 2020 13:25:27 +0000
(14:25 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 10 Jun 2020 13:25:27 +0000
(14:25 +0100)
src/soc/fu/test/common.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/test/common.py
b/src/soc/fu/test/common.py
index 607b7074d36c72598666fd42805c2f490c1c749c..9a97652ef6125aef388dcc1add53cb9d586aab2a 100644
(file)
--- a/
src/soc/fu/test/common.py
+++ b/
src/soc/fu/test/common.py
@@
-23,6
+23,7
@@
class TestCase:
class ALUHelpers:
def get_sim_int_ra(res, sim, dec2):
+ # TODO: immediate RA zero
reg1_ok = yield dec2.e.read_reg1.ok
if reg1_ok:
data1 = yield dec2.e.read_reg1.data
@@
-35,6
+36,7
@@
class ALUHelpers:
res['rb'] = sim.gpr(data).value
def set_int_ra(alu, dec2, inp):
+ # TODO: immediate RA zero.
if 'ra' in inp:
yield alu.p.data_i.ra.eq(inp['ra'])
else: