projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
a32e62f
)
use pdecode2.do not pdecode2.e in test_pipe_caller tests
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 6 Oct 2020 17:08:16 +0000
(18:08 +0100)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Tue, 6 Oct 2020 17:08:16 +0000
(18:08 +0100)
src/soc/fu/alu/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/branch/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/cr/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/logical/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/mul/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/shift_rot/test/test_pipe_caller.py
patch
|
blob
|
history
src/soc/fu/spr/test/test_pipe_caller.py
patch
|
blob
|
history
diff --git
a/src/soc/fu/alu/test/test_pipe_caller.py
b/src/soc/fu/alu/test/test_pipe_caller.py
index b065118a8163752b3e73314fa435b96ff04df6bd..92c12f632fdea9b382fdb18d2f7d00200fb39fa1 100644
(file)
--- a/
src/soc/fu/alu/test/test_pipe_caller.py
+++ b/
src/soc/fu/alu/test/test_pipe_caller.py
@@
-392,7
+392,7
@@
class TestRunner(unittest.TestCase):
pspec = ALUPipeSpec(id_wid=2)
m.submodules.alu = alu = ALUBasePipe(pspec)
pspec = ALUPipeSpec(id_wid=2)
m.submodules.alu = alu = ALUBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
diff --git
a/src/soc/fu/branch/test/test_pipe_caller.py
b/src/soc/fu/branch/test/test_pipe_caller.py
index 2e4d7a8928559b6a167f0cd3e9ffbb552dd7ab2e..cf13bcf287319e17973123fc53f67031ef5253e8 100644
(file)
--- a/
src/soc/fu/branch/test/test_pipe_caller.py
+++ b/
src/soc/fu/branch/test/test_pipe_caller.py
@@
-158,7
+158,7
@@
class TestRunner(unittest.TestCase):
pspec = BranchPipeSpec(id_wid=2)
m.submodules.branch = branch = BranchBasePipe(pspec)
pspec = BranchPipeSpec(id_wid=2)
m.submodules.branch = branch = BranchBasePipe(pspec)
- comb += branch.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += branch.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += branch.p.valid_i.eq(1)
comb += branch.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
comb += branch.p.valid_i.eq(1)
comb += branch.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
diff --git
a/src/soc/fu/cr/test/test_pipe_caller.py
b/src/soc/fu/cr/test/test_pipe_caller.py
index 7e0df81ee8f33aec2562f99e0baa26e10e12c863..b3b12e1d9f432d84f7f95e580c9c4c813b6bf82a 100644
(file)
--- a/
src/soc/fu/cr/test/test_pipe_caller.py
+++ b/
src/soc/fu/cr/test/test_pipe_caller.py
@@
-353,7
+353,7
@@
class TestRunner(unittest.TestCase):
pspec = CRPipeSpec(id_wid=2)
m.submodules.alu = alu = CRBasePipe(pspec)
pspec = CRPipeSpec(id_wid=2)
m.submodules.alu = alu = CRBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
diff --git
a/src/soc/fu/logical/test/test_pipe_caller.py
b/src/soc/fu/logical/test/test_pipe_caller.py
index f5f319fab3c54aec34defd55bc5b0c5674771d46..8508a4a25805222765976f7ddb3ff8526d808946 100644
(file)
--- a/
src/soc/fu/logical/test/test_pipe_caller.py
+++ b/
src/soc/fu/logical/test/test_pipe_caller.py
@@
-250,7
+250,7
@@
class TestRunner(FHDLTestCase):
pspec = LogicalPipeSpec(id_wid=2)
m.submodules.alu = alu = LogicalBasePipe(pspec)
pspec = LogicalPipeSpec(id_wid=2)
m.submodules.alu = alu = LogicalBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
diff --git
a/src/soc/fu/mul/test/test_pipe_caller.py
b/src/soc/fu/mul/test/test_pipe_caller.py
index 934138a56ed40d94955ea547d239991d318cd4df..8742ef7f7a2cfc5a07df605f12ec06958b5af25b 100644
(file)
--- a/
src/soc/fu/mul/test/test_pipe_caller.py
+++ b/
src/soc/fu/mul/test/test_pipe_caller.py
@@
-202,7
+202,7
@@
class TestRunner(unittest.TestCase):
pspec = MulPipeSpec(id_wid=2)
m.submodules.alu = alu = MulBasePipe(pspec)
pspec = MulPipeSpec(id_wid=2)
m.submodules.alu = alu = MulBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
diff --git
a/src/soc/fu/shift_rot/test/test_pipe_caller.py
b/src/soc/fu/shift_rot/test/test_pipe_caller.py
index 82e05e98561fde7fececbaad52724d0e6d0040af..990d6b0a13aec6fb66c48fcbf14d385170efcce8 100644
(file)
--- a/
src/soc/fu/shift_rot/test/test_pipe_caller.py
+++ b/
src/soc/fu/shift_rot/test/test_pipe_caller.py
@@
-290,7
+290,7
@@
class TestRunner(unittest.TestCase):
pspec = ShiftRotPipeSpec(id_wid=2)
m.submodules.alu = alu = ShiftRotBasePipe(pspec)
pspec = ShiftRotPipeSpec(id_wid=2)
m.submodules.alu = alu = ShiftRotBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
sim = Simulator(m)
diff --git
a/src/soc/fu/spr/test/test_pipe_caller.py
b/src/soc/fu/spr/test/test_pipe_caller.py
index e939a699ff5f929c0a47b07c835156220d03f2de..f2bc03c7984273a9fc3c042db0744180f9a30afe 100644
(file)
--- a/
src/soc/fu/spr/test/test_pipe_caller.py
+++ b/
src/soc/fu/spr/test/test_pipe_caller.py
@@
-245,7
+245,7
@@
class TestRunner(unittest.TestCase):
pspec = SPRPipeSpec(id_wid=2)
m.submodules.alu = alu = SPRBasePipe(pspec)
pspec = SPRPipeSpec(id_wid=2)
m.submodules.alu = alu = SPRBasePipe(pspec)
- comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
e
)
+ comb += alu.p.data_i.ctx.op.eq_from_execute1(pdecode2.
do
)
comb += alu.p.valid_i.eq(1)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)
comb += alu.p.valid_i.eq(1)
comb += alu.n.ready_i.eq(1)
comb += pdecode2.dec.raw_opcode_in.eq(instruction)