move CR in/out SVP64 EXTRA decoders into PowerDecoder
[soc.git] / src / soc / decoder / power_decoder2.py
2021-01-30 Luke Kenneth Casso... move CR in/out SVP64 EXTRA decoders into PowerDecoder
2021-01-30 Luke Kenneth Casso... add SVP64 CR out extending to 7-bit in PowerDecoder2
2021-01-30 Luke Kenneth Casso... add SVP64 CR EXTRA field-extension, from 3-bit to 7...
2021-01-30 Luke Kenneth Casso... extend CR registers in Decode2ToExecute1Type to 7 bit
2021-01-30 Luke Kenneth Casso... add SVP64CRExtra class to PowerDecoder2, turns 3-bit...
2021-01-30 Luke Kenneth Casso... split out SVEXTRA field selection/decoding into separat...
2021-01-30 Luke Kenneth Casso... whoops update PowerDecoder2 svp64 comments, reg sizes...
2021-01-30 Luke Kenneth Casso... add SVP64 EXTRA decoding to RB, RC and RT (out) in...
2021-01-30 Luke Kenneth Casso... add first SVP64 7-bit register context decoder to Power...
2021-01-29 Luke Kenneth Casso... add SVP64RM record to PowerDecoder2
2021-01-29 Luke Kenneth Casso... adjust how register copy/setup is done in PowerDecoder2
2021-01-27 Tobias Platenuse SPR constants
2021-01-27 Luke Kenneth Casso... whitespace and shortening of SPR MMU redirection in...
2021-01-26 Tobias Platen[Bug 580] update comment above changed block
2021-01-26 Tobias Platen[Bug 580] redirect MMU SPRs to the MMU
2020-10-06 Luke Kenneth Casso... comments
2020-10-06 Luke Kenneth Casso... skip Decode2ToOperand from PowerDecodeSubset
2020-10-06 Luke Kenneth Casso... comment SRR1 mem.exception
2020-10-06 Luke Kenneth Casso... add SRR1 setting for LDST memory exception trap
2020-10-06 Luke Kenneth Casso... passing LDSTException over to Trap Pipeline
2020-10-06 Luke Kenneth Casso... add LDSTException decode/handling in PowerDecoder2
2020-09-26 Luke Kenneth Casso... fix annoying alu test_pipe_caller bug, missing asmcode
2020-09-26 Luke Kenneth Casso... make check of LDSTMode.update conditional in PowerDecoder2
2020-09-08 Luke Kenneth Casso... subset columns for PowerDecoder - bit of a mess (done...
2020-09-08 Luke Kenneth Casso... create a special subset of Decoder Record for storing...
2020-09-08 Luke Kenneth Casso... argh, somehow EINT check got moved out of if/elif block
2020-09-08 Luke Kenneth Casso... capture trap / irq conditions in flags for debug purposes
2020-09-08 Luke Kenneth Casso... pass in CoreState to PowerDecoder rather than eq a...
2020-09-08 Luke Kenneth Casso... whoops trap address being set in wrong Decode2ExecuteTy...
2020-09-07 Luke Kenneth Casso... use PowerDecoderSubsets for FUs, except for TRAP which...
2020-09-07 Luke Kenneth Casso... make immediate decoding optional on-demand
2020-09-07 Luke Kenneth Casso... bit of a big reorg of data structures
2020-09-07 Luke Kenneth Casso... split out PowerDecode2 into PowerDecodeSubset
2020-09-07 Luke Kenneth Casso... minor reorg on PowerDecoder
2020-09-06 Luke Kenneth Casso... decoder immediate b split out to DecodeBImm
2020-09-06 Luke Kenneth Casso... decoder immediate a split out to DecodeAImm
2020-09-06 Luke Kenneth Casso... minor code-munge on SPR-to-FAST mapping
2020-09-06 Luke Kenneth Casso... add comments for DEC / TB
2020-09-06 Luke Kenneth Casso... move DEC and TB from StateRegs to FastRegs for several...
2020-09-06 Luke Kenneth Casso... add DEC SPR to CoreState and PowerDecoder, activate...
2020-09-04 Luke Kenneth Casso... adding option to include XICS external interrupts.
2020-09-02 Luke Kenneth Casso... when mtocrf FXM is 0, the CR has to be set to CR7
2020-09-02 Luke Kenneth Casso... series of extensive modifications to fix long-standing...
2020-08-31 Luke Kenneth Casso... add XER to fastregs and "construct" it in mfspr/mtspr
2020-08-30 Luke Kenneth Casso... reversal of FXM mask for one-hot selection in OP_MTCR...
2020-08-29 Luke Kenneth Casso... slowly morphing towards using an XER bit-field selector...
2020-08-29 Luke Kenneth Casso... yep disable OE for MULH64/32 and EXTS and CNTZ
2020-08-29 Luke Kenneth Casso... investigating CR mtocrf / mfocrf
2020-08-29 Luke Kenneth Casso... CR FXM becomes a full mask.
2020-08-27 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-27 Luke Kenneth Casso... incompatibility with POWER9 on mulhw/u due to lack...
2020-08-27 Luke Kenneth Casso... overflow-enable does not occur on shift operations
2020-08-24 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc
2020-08-22 Luke Kenneth Casso... rename invert_a to invert_in because logical inverts RB
2020-08-14 Luke Kenneth Casso... move instruction decoder out of core
2020-08-14 Luke Kenneth Casso... move regspec / rdflag decoding functions out of PowerDe...
2020-08-14 Luke Kenneth Casso... reduce decoder pathways when exception occurs
2020-08-03 Luke Kenneth Casso... pass state (MSR/PC) around between PowerDecode2, DMI...
2020-07-31 Luke Kenneth Casso... reorg DecodeB in power_decoder2.py to sign-extend immed...
2020-07-22 Jacob LifshayMerge remote-tracking branch 'origin/master'
2020-07-22 Jacob Lifshayformat code
2020-07-21 Luke Kenneth Casso... when running an exception (trap) after "reset" must...
2020-07-21 Luke Kenneth Casso... add PC (CIA) to PowerDecode2 "state" for passing into...
2020-07-17 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-17 Luke Kenneth Casso... comment explaining why not to call self.trap in PowerDe...
2020-07-15 Luke Kenneth Casso... simplify instr_is_priv
2020-07-15 Luke Kenneth Casso... move traptype to soc.consts
2020-07-15 Luke Kenneth Casso... move priv test to above illegal/trap test
2020-07-15 Luke Kenneth Casso... minor reorg on PowerDecoder2, use switch/case rather...
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... use case statement in PowerDecode2
2020-07-15 Luke Kenneth Casso... select RA based on LDSTMode.update in PowerDecode2
2020-07-15 Luke Kenneth Casso... remove unused class XerBits
2020-07-14 Luke Kenneth Casso... add in privileged instruction decision-making in PowerD...
2020-07-14 Luke Kenneth Casso... comments on PowerDecode2
2020-07-14 Luke Kenneth Casso... add MSR to PowerDecoder2
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp
2020-07-12 Luke Kenneth Casso... change CSV LD/ST update field to LDSTMode (support...
2020-07-12 Luke Kenneth Casso... missed setting of link register on OP_BC in PowerDecoder2
2020-07-11 Luke Kenneth Casso... special test for mul hw to cope with ignoring OE flag
2020-07-08 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-07 Luke Kenneth Casso... sort-of got binary execution test working
2020-07-07 Luke Kenneth Casso... whoops got Function.NONE test wrong in PowerDecode2
2020-07-07 Luke Kenneth Casso... debugging termination (OP_ATTN)
2020-07-06 Luke Kenneth Casso... add mtmsr internal op
2020-07-05 Luke Kenneth Casso... set up a trap function for microcode override
2020-07-05 Luke Kenneth Casso... big reorg on PowerDecoder2, actually Decode2Execute1Type
2020-07-05 Luke Kenneth Casso... sigh read and write xer detection, fix spr and trap...
2020-07-05 Luke Kenneth Casso... move valid signal out of Decode2ToExecute1Type and...
2020-07-05 Luke Kenneth Casso... remap SPR PowerISA numbers to internal SPR enum
2020-07-05 Luke Kenneth Casso... OP_RFID needs to read SRR0/1, OP_SC needs to write
2020-07-05 Luke Kenneth Casso... fix qemu trap test
2020-07-04 Luke Kenneth Casso... cater for illegal instruction (generates a trap)
2020-07-04 Luke Kenneth Casso... comments in trap about exceptions using microcoding
2020-07-04 Luke Kenneth Casso... sorting out trap fastregs
2020-07-04 Luke Kenneth Casso... debugging decoding of SPRs (fast)
2020-07-04 Luke Kenneth Casso... add spr test, add decode of spr in/out
2020-07-01 Luke Kenneth Casso... add rfid and td/tw trap test
2020-07-01 Luke Kenneth Casso... continue debugging trap pipeline
next