git.libre-soc.org Git - soc.git/history - src/soc/experiment/test/test_mmu_dcache

2021-05-13	Luke Kenneth Casso...	fix wb_get error where data was being corrupted	blob \| commitdiff \| raw
2021-05-12	Luke Kenneth Casso...	add debug info, update comments, disable dcache in...	blob \| commitdiff \| raw \| diff to current
2021-05-12	Luke Kenneth Casso...	whoops missing default zero (no idea how)	blob \| commitdiff \| raw \| diff to current
2021-05-12	Luke Kenneth Casso...	addcomments for MMU PortInterface test (how it, um...	blob \| commitdiff \| raw \| diff to current
2021-05-12	Luke Kenneth Casso...	bit of a hack to get test_mmu_dcache_pi.py operational.	blob \| commitdiff \| raw \| diff to current
2021-05-12	Luke Kenneth Casso...	whitespace	blob \| commitdiff \| raw \| diff to current
2021-05-11	Luke Kenneth Casso...	pass through MSR.PR through PortInterface, into LoadStore1	blob \| commitdiff \| raw \| diff to current
2021-05-09	Luke Kenneth Casso...	add misalign flag to PortInterfaceBase	blob \| commitdiff \| raw \| diff to current
2020-10-06	Tobias Platen	test_mmu_dcache_pi.py	blob \| commitdiff \| raw \| diff to current