Allow the formal engine to perform a same-cycle result in the ALU
[soc.git] / src / soc / experiment / test / test_mmu_dcache_pi.py
2022-02-23 Luke Kenneth Casso... forgot to pass cix (cache-inhibited) through to LD...
2021-12-13 Tobias Platenupdate old TestMicrowattMemoryPortInterface
2021-12-05 Luke Kenneth Casso... replace yet another duplicate copy of wb_get, possible...
2021-12-05 Luke Kenneth Casso... wishbone bus convert on dcache
2021-12-04 Luke Kenneth Casso... rename function which needs replacing
2021-10-08 Tobias Platenan extra dcbz parameter in all six places
2021-10-03 Tobias Platenan extra dcbz parameter in all six places
2021-05-13 Luke Kenneth Casso... fix wb_get error where data was being corrupted
2021-05-12 Luke Kenneth Casso... add debug info, update comments, disable dcache in...
2021-05-12 Luke Kenneth Casso... whoops missing default zero (no idea how)
2021-05-12 Luke Kenneth Casso... addcomments for MMU PortInterface test (how it, um...
2021-05-12 Luke Kenneth Casso... bit of a hack to get test_mmu_dcache_pi.py operational.
2021-05-12 Luke Kenneth Casso... whitespace
2021-05-11 Luke Kenneth Casso... pass through MSR.PR through PortInterface, into LoadStore1
2021-05-09 Luke Kenneth Casso... add misalign flag to PortInterfaceBase
2020-10-06 Tobias Platentest_mmu_dcache_pi.py