projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
radix: reading first page table entry
[soc.git] / src / soc / experiment /
2020-09-30 Luke Kenneth Casso... move loop invariant test out of loop tree | commitdiff
2020-09-30 Luke Kenneth Casso... reduce size of ilang file by a factor of FIVE tree | commitdiff
2020-09-30 Luke Kenneth Casso... store tag in temp signal tree | commitdiff
2020-09-30 Luke Kenneth Casso... reduce gate usage by getting cache row only not entire... tree | commitdiff
2020-09-30 Luke Kenneth Casso... fix read_tag to use word_select correctly tree | commitdiff
2020-09-30 Luke Kenneth Casso... forgot to add PLRUs as submodules tree | commitdiff
2020-09-29 Cole Poiriericache.py fix combinatorial loop with by testing temp... tree | commitdiff
2020-09-29 Cole Poiriericache.py fix is_last_row_addr, get_next_row_addr tree | commitdiff
2020-09-29 Cole Poiriericache.py trying to sort out test failure, added r... tree | commitdiff
2020-09-29 Cole Poiriericache.py fix test stbs_done signal, not stbs_zero... tree | commitdiff
2020-09-29 Cole Poiriericache.py fix rarange tree | commitdiff
2020-09-29 Cole Poiriericache.py fixed numerous bugs as specified by lkcl... tree | commitdiff
2020-09-28 Cole Poiriericache.py use d_out as input to assignment instead... tree | commitdiff
2020-09-27 Cole Poiriericache.py fix translation mistake tree | commitdiff
2020-09-27 Cesar StraussConvert yet another few tests to be able to use latest... tree | commitdiff
2020-09-26 Cesar StraussConvert a few more tests to be able to use cxxsim tree | commitdiff
2020-09-25 Cole Poiriericache.py fix several subtle bugs that were lines that... tree | commitdiff
2020-09-25 Cole Poirierwb_types.py add reset value of 0b11111111 for WBSelType... tree | commitdiff
2020-09-24 Cole Poiriericache.py add some missing lines from icache.vhdl,... tree | commitdiff
2020-09-24 Cole Poiriermem_types.py wb_types.py add name constructor to all... tree | commitdiff
2020-09-24 Cole Poiriericache.py fixed all errors that raised python exception... tree | commitdiff
2020-09-24 Cesar StraussFix whitespace, remove unused imports tree | commitdiff
2020-09-24 Luke Kenneth Casso... brackets round imports looks cleaner? tree | commitdiff
2020-09-24 Cesar StraussUse nmutil simulator module to simplify choosing among... tree | commitdiff
2020-09-22 Cesar StraussPort soc.experiment.alu_fsm to the new way of invoking... tree | commitdiff
2020-09-20 Cesar StraussAdd induction proof for the FSM Shifter tree | commitdiff
2020-09-20 Cesar StraussAdd bounded proof to FSM Shifter tree | commitdiff
2020-09-20 Cesar StraussLet the formal engine create some test cases for the... tree | commitdiff
2020-09-20 Luke Kenneth Casso... resolve issues in async sim: must not drive async clock... tree | commitdiff
2020-09-20 Luke Kenneth Casso... still experimenting with async FF sync tree | commitdiff
2020-09-20 Luke Kenneth Casso... continuing async clock experimenting tree | commitdiff
2020-09-20 Luke Kenneth Casso... add an async clock synchronizer experiment tree | commitdiff
2020-09-20 Luke Kenneth Casso... first version code-morph on dmi2jtag tree | commitdiff
2020-09-19 Cesar StraussRemove demonstration code tree | commitdiff
2020-09-16 Cole Poiriercomplete first translation pass of dmi_dtm_xilinx.vhdl... tree | commitdiff
2020-09-16 Cole Poirierinitial commit of JTAGToDMI debug interface translated... tree | commitdiff
2020-09-15 Luke Kenneth Casso... comment mmu test tree | commitdiff
2020-09-15 Luke Kenneth Casso... add set MTSPR prtbl to mmu unit test tree | commitdiff
2020-09-15 Luke Kenneth Casso... add extra "modes" to PortInterface tree | commitdiff
2020-09-15 Luke Kenneth Casso... syntax error correction tree | commitdiff
2020-09-15 Luke Kenneth Casso... add inline comments into icache.py tree | commitdiff
2020-09-14 Cole Poiriericache.py add missing funciton bodies, add missing... tree | commitdiff
2020-09-14 Luke Kenneth Casso... increase TLB_NUM_WAYS to 4 tree | commitdiff
2020-09-14 Luke Kenneth Casso... vhdl conversion not really working for plru tree | commitdiff
2020-09-14 Luke Kenneth Casso... add array signal names tree | commitdiff
2020-09-14 Luke Kenneth Casso... rename plru input tree | commitdiff
2020-09-14 Luke Kenneth Casso... rename plru input tree | commitdiff
2020-09-14 Luke Kenneth Casso... reorg mmu lookup test so it is called twice tree | commitdiff
2020-09-14 Luke Kenneth Casso... TLB PLRUs are of TLB_WAY_BITS width tree | commitdiff
2020-09-14 Luke Kenneth Casso... fix mmu perms/lookup in dcache tree | commitdiff
2020-09-14 Luke Kenneth Casso... whitespace tree | commitdiff
2020-09-14 Luke Kenneth Casso... remove duplicated signal tree | commitdiff
2020-09-14 Luke Kenneth Casso... comments on icache tree | commitdiff
2020-09-14 Luke Kenneth Casso... get rid of rst tree | commitdiff
2020-09-14 Luke Kenneth Casso... use word_select tree | commitdiff
2020-09-14 Luke Kenneth Casso... add mmu-dcache test tree | commitdiff
2020-09-14 Cole Poiriericache.py connect up all the sub-functions, fix typos... tree | commitdiff
2020-09-14 Cole Poiriericache.py add parameters to 'process' functions, fix... tree | commitdiff
2020-09-13 Cole Poiriericache.py move get/read/write functions out of ICache... tree | commitdiff
2020-09-13 Cole Poiriericache.py copy simulation code from dcache.py, fix... tree | commitdiff
2020-09-13 Cole Poiriericache.py fix syntax, move all constants and Array... tree | commitdiff
2020-09-13 Cole Poiriericache.py fix syntax errors that occured when running... tree | commitdiff
2020-09-13 Luke Kenneth Casso... dcache truncate wishbone address, store real_addr in... tree | commitdiff
2020-09-13 Luke Kenneth Casso... last mmu get seems ok tree | commitdiff
2020-09-13 Luke Kenneth Casso... whoops recursion error v.shift calculated from v.shift tree | commitdiff
2020-09-13 Luke Kenneth Casso... more experimenting with mmu READ_WAIT state tree | commitdiff
2020-09-13 Luke Kenneth Casso... radix tree wait error, investigating tree | commitdiff
2020-09-13 Luke Kenneth Casso... mmu test starting to make sense tree | commitdiff
2020-09-13 Luke Kenneth Casso... floundering around with MMU unit test, no idea what... tree | commitdiff
2020-09-13 Luke Kenneth Casso... mmu code-morph tree | commitdiff
2020-09-13 Luke Kenneth Casso... code-morph, add masked function tree | commitdiff
2020-09-13 Luke Kenneth Casso... move code to mmu_0 tree | commitdiff
2020-09-13 Luke Kenneth Casso... add example radix walk from power-gem5 tree | commitdiff
2020-09-13 Luke Kenneth Casso... MMU test tree | commitdiff
2020-09-13 Luke Kenneth Casso... sort out ariane PLRU, rename/clarify tree | commitdiff
2020-09-13 Luke Kenneth Casso... minor error in plru tree | commitdiff
2020-09-13 Luke Kenneth Casso... rename cache_valid_bits to cache_validsg tree | commitdiff
2020-09-13 Luke Kenneth Casso... cache_valid_idx too large in dcache tree | commitdiff
2020-09-13 Luke Kenneth Casso... whoops, cache valid array too small in dcache tree | commitdiff
2020-09-12 Luke Kenneth Casso... more dcache debugging tree | commitdiff
2020-09-12 Luke Kenneth Casso... missing reservation address comparison tree | commitdiff
2020-09-12 Luke Kenneth Casso... dcache tidyup tree | commitdiff
2020-09-12 Luke Kenneth Casso... more dcache debugging tree | commitdiff
2020-09-12 Luke Kenneth Casso... add random dcache mem test tree | commitdiff
2020-09-12 Luke Kenneth Casso... cache valid corrupted: fixed tree | commitdiff
2020-09-12 Luke Kenneth Casso... adding names to array signals tree | commitdiff
2020-09-12 Luke Kenneth Casso... whoops, indentation error tree | commitdiff
2020-09-12 Luke Kenneth Casso... enable Display debugs tree | commitdiff
2020-09-12 Luke Kenneth Casso... set bytesel in dcache store tree | commitdiff
2020-09-11 Luke Kenneth Casso... separat stbs_done into ld/st tree | commitdiff
2020-09-11 Luke Kenneth Casso... dcache load/store test tree | commitdiff
2020-09-11 Luke Kenneth Casso... debugging dcache tree | commitdiff
2020-09-11 Luke Kenneth Casso... wrong width for data / addr tree | commitdiff
2020-09-11 Luke Kenneth Casso... connect up WB SRAM to dcache test tree | commitdiff
2020-09-11 Luke Kenneth Casso... start on dcache test tree | commitdiff
2020-09-11 Luke Kenneth Casso... missing comb += tree | commitdiff
2020-09-11 Luke Kenneth Casso... missing maybe_tlb_plrus tree | commitdiff
2020-09-11 Luke Kenneth Casso... WAY_BITS not TLB_WAY_BITS tree | commitdiff
2020-09-11 Luke Kenneth Casso... whoops new node not to be calculated at end tree | commitdiff
2020-09-11 Luke Kenneth Casso... try to get better DTLBUpdate tree | commitdiff
next