projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Allow the formal engine to perform a same-cycle result in the ALU
[soc.git]
/
src
/
soc
/
fu
/
logical
/
formal
/
proof_input_stage.py
2021-12-09
Jacob Lifshay
add parent_pspec everywhere
blob
|
commitdiff
|
raw
2021-12-09
Jacob Lifshay
format code
blob
|
commitdiff
|
raw
|
diff to current
2021-04-23
Luke Kenneth Casso...
move over to from openpower imports
blob
|
commitdiff
|
raw
|
diff to current
2020-08-24
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
rename invert_a to invert_in because logical inverts RB
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
rename InternalOp to MicrOp
blob
|
commitdiff
|
raw
|
diff to current
2020-06-04
Luke Kenneth Casso...
use copy of FHDLTestCase
blob
|
commitdiff
|
raw
|
diff to current
2020-05-27
Luke Kenneth Casso...
remove XER.ca from logical Input Data - not needed
blob
|
commitdiff
|
raw
|
diff to current
2020-05-18
Luke Kenneth Casso...
mass-rename of modules to soc.fu.*
blob
|
commitdiff
|
raw
|
diff to current
2020-05-18
Luke Kenneth Casso...
rename pipe to fu
blob
|
commitdiff
|
raw
|
diff to current