connect wishbone bus to test memory
[soc.git] / src / soc / fu / mmu / fsm.py
2021-01-19 Tobias Platenconnect wishbone bus to test memory
2021-01-18 Tobias Platenfu/mmu/fsm.py: connect valid and load signals
2021-01-17 Tobias Platenadd test memory for simulation
2021-01-16 Tobias Platenclean up test case for tlbie and dcbz
2021-01-06 Tobias Platenfu/mmu/fsm.py: mfspr!=mtspr
2020-11-16 Tobias Platenadd class LoadStore1(PortInterfaceBase)
2020-11-07 Tobias Platenfixed a bug in src/soc/fu/mmu/fsm.py
2020-10-08 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-10-08 Luke Kenneth Casso... add incoming PortInterface to be connected to LoadStore...
2020-09-15 Luke Kenneth Casso... instantiate MMU from AllFunctionUnits
2020-09-15 Luke Kenneth Casso... add edge-triggering to dcache/mmu "valid"
2020-09-15 Luke Kenneth Casso... add OP_MFSPR to mmu
2020-09-15 Luke Kenneth Casso... use convenience vars
2020-09-15 Luke Kenneth Casso... add OP_TLBIE to mmu fsm
2020-09-15 Luke Kenneth Casso... add OP_DCBZ to mmu fsm, needs RA to be added to MMU...
2020-09-15 Luke Kenneth Casso... add MMU MTSPR connection into FSM
2020-09-15 Luke Kenneth Casso... add in MMU and DCache into MMU FSM
2020-09-15 Luke Kenneth Casso... add mmu fsm