projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
rename invert_a to invert_in because logical inverts RB
[soc.git] / src / soc / fu / shift_rot /
2020-08-22 Luke Kenneth Casso... bug in andc and orc, complement was taking place on... tree | commitdiff
2020-08-21 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc tree | commitdiff
2020-08-19 Luke Kenneth Casso... rename and document fields in shift_rot proof tree | commitdiff
2020-08-19 Luke Kenneth Casso... use "Mask" class which is more gate-efficient than... tree | commitdiff
2020-08-14 Luke Kenneth Casso... divide shiftrot pipeline into 2 (simple last) tree | commitdiff
2020-08-03 Samuel A. Falvo IIWIP: check MB > ME and select mask appropriately tree | commitdiff
2020-08-01 Luke Kenneth Casso... add rlwnm test showing that shift rot OP_RLC proof... tree | commitdiff
2020-08-01 Luke Kenneth Casso... line-length / whitespace tree | commitdiff
2020-08-01 Luke Kenneth Casso... expand out for-loop setting up input record subset tree | commitdiff
2020-07-31 Samuel A. Falvo IIWIP: more debugging signals for inspection tree | commitdiff
2020-07-30 Samuel A. Falvo IIWIP: rlwinm/rlwnm/rlwimi-type proofs tree | commitdiff
2020-07-29 Luke Kenneth Casso... move SHIFTROT test out of subtest indentation tree | commitdiff
2020-07-29 Jacob Lifshayadd __init__.py to all source directories tree | commitdiff
2020-07-28 Jacob LifshayMerge remote-tracking branch 'origin/master' tree | commitdiff
2020-07-28 Luke Kenneth Casso... use ctx.op compare (and muxid) in shiftrot proof tree | commitdiff
2020-07-26 Luke Kenneth Casso... convert shift_rot test to new base accumulator style tree | commitdiff
2020-07-22 Jacob LifshayMerge remote-tracking branch 'origin/master' tree | commitdiff
2020-07-22 Jacob Lifshayformat code tree | commitdiff
2020-07-21 Luke Kenneth Casso... make cxxsim optional and print warning tree | commitdiff
2020-07-16 Luke Kenneth Casso... more tidyup on use of CompOpSubsetBase tree | commitdiff
2020-07-14 Luke Kenneth Casso... set up masks for OP_RL* formal proof tree | commitdiff
2020-07-14 Luke Kenneth Casso... disable cxxsim test tree | commitdiff
2020-07-14 Luke Kenneth Casso... first attempt running cxxsim tree | commitdiff
2020-07-13 Luke Kenneth Casso... whitespace tree | commitdiff
2020-07-13 Luke Kenneth Casso... formal proof of OP_EXTSWSLI tree | commitdiff
2020-07-13 Luke Kenneth Casso... quick test showing how left/right mask work tree | commitdiff
2020-07-13 Luke Kenneth Casso... comments tree | commitdiff
2020-07-13 Luke Kenneth Casso... attempting formal proof of OP_EXTSWSLI tree | commitdiff
2020-07-13 Luke Kenneth Casso... reduce rotl module to one line (use bit_select) tree | commitdiff
2020-07-13 Luke Kenneth Casso... document rb as sh tree | commitdiff
2020-07-13 Luke Kenneth Casso... increase range of test values for extswsli tree | commitdiff
2020-07-13 Luke Kenneth Casso... add EXTSWSLI "pass" to formal shift_rot proof tree | commitdiff
2020-07-13 Luke Kenneth Casso... enable extswsli tests, fix spec-patching tree | commitdiff
2020-07-13 Luke Kenneth Casso... add regression test, simulator is wrong tree | commitdiff
2020-07-13 Luke Kenneth Casso... add simulator test against qemu for extswsli tree | commitdiff
2020-07-13 Luke Kenneth Casso... add extswsli unit test tree | commitdiff
2020-07-13 Luke Kenneth Casso... add link to rotator, sign-extend mode OP_EXTSWSLI tree | commitdiff
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp tree | commitdiff
2020-07-11 Luke Kenneth Casso... sorting out bigendian/littleendian including in qemu tree | commitdiff
2020-07-08 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-07-05 Luke Kenneth Casso... big reorg on PowerDecoder2, actually Decode2Execute1Type tree | commitdiff
2020-06-11 Luke Kenneth Casso... must distinguish between rd/write xer_ca sim helpers tree | commitdiff
2020-06-11 Luke Kenneth Casso... use ALUHelpers in shift_rot tree | commitdiff
2020-06-10 Luke Kenneth Casso... move to common ALUHelpers for ShiftRot test_pipe_caller.py tree | commitdiff
2020-06-07 Luke Kenneth Casso... wark-wark, do not & rs[0] into carry-out from rotator tree | commitdiff
2020-06-07 Luke Kenneth Casso... update rotator.py to match microwatt rotator.vhdl tree | commitdiff
2020-06-07 Luke Kenneth Casso... add carry test to shift_rot test_pipe_caller: it fails... tree | commitdiff
2020-06-07 Luke Kenneth Casso... add extra args to ISA in test_pipe_caller.py tree | commitdiff
2020-06-06 Luke Kenneth Casso... remove unneeded imports tree | commitdiff
2020-06-06 Luke Kenneth Casso... noticed the regular pattern in all pipe_data.py (regspecs). tree | commitdiff
2020-06-04 Luke Kenneth Casso... no global variables in test suites tree | commitdiff
2020-06-04 Luke Kenneth Casso... use common TestCase in shift_rot tree | commitdiff
2020-06-04 Luke Kenneth Casso... use copy of FHDLTestCase tree | commitdiff
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-06-03 Luke Kenneth Casso... convert shift_rot tests to use common get_cu_inputs... tree | commitdiff
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-06-03 Luke Kenneth Casso... remove rdflags in pipe_data.py (redundant) tree | commitdiff
2020-06-02 Luke Kenneth Casso... rename regspecs to give a consistent naming scheme tree | commitdiff
2020-06-01 Luke Kenneth Casso... okaaay add a "rdflags" function which obtains the yes... tree | commitdiff
2020-06-01 Luke Kenneth Casso... more unneeded fields from SR InputRecord tree | commitdiff
2020-06-01 Luke Kenneth Casso... remove data_len from SR input record tree | commitdiff
2020-06-01 Luke Kenneth Casso... remove zero/invert from ShiftRot Input Record tree | commitdiff
2020-06-01 Luke Kenneth Casso... add shift-rot input record and use it tree | commitdiff
2020-06-01 Luke Kenneth Casso... rotator carry is set into both XER CA and CA32 fields tree | commitdiff
2020-06-01 Luke Kenneth Casso... comment out rlwinm. for now tree | commitdiff
2020-06-01 Luke Kenneth Casso... put RB in 2nd position (matching immediate) in ShiftRot... tree | commitdiff
2020-06-01 Luke Kenneth Casso... add rlwinm. test instruction (sets CR0) tree | commitdiff
2020-06-01 Luke Kenneth Casso... remove duplicate signal tree | commitdiff
2020-06-01 Luke Kenneth Casso... shiftrot uses LogicalOutputData not ALUOutputData tree | commitdiff
2020-05-27 Luke Kenneth Casso... check reg output Data.ok in shift_rot formal proof tree | commitdiff
2020-05-24 Luke Kenneth Casso... start using Data in pipelines tree | commitdiff
2020-05-22 Luke Kenneth Casso... add TODO and link to SHIFT_ROT formal bugreport tree | commitdiff
2020-05-22 Luke Kenneth Casso... remove xer.so from ShiftRot formal proof tree | commitdiff
2020-05-22 Luke Kenneth Casso... remove sticky overflow from Shift Rot pipeline tree | commitdiff
2020-05-22 Luke Kenneth Casso... create common input pipe spec to avoid code-duplication tree | commitdiff
2020-05-22 Luke Kenneth Casso... remove unneeded code tree | commitdiff
2020-05-21 Luke Kenneth Casso... move common functionality between PipeSpecs to soc... tree | commitdiff
2020-05-21 Luke Kenneth Casso... move FU IntegerData to directory below tree | commitdiff
2020-05-21 Luke Kenneth Casso... create and use ShiftRotPipeSpec tree | commitdiff
2020-05-20 Luke Kenneth Casso... add register specs to pipeline in/out so that they... tree | commitdiff
2020-05-20 Luke Kenneth Casso... correct XER variable names tree | commitdiff
2020-05-20 Luke Kenneth Casso... correct import on shift_rot maskgen tree | commitdiff
2020-05-20 Luke Kenneth Casso... fixup XER names in shift_rot pipe tests tree | commitdiff
2020-05-20 Luke Kenneth Casso... convert shift_rot to use XER Data tree | commitdiff
2020-05-18 Luke Kenneth Casso... mass-rename of modules to soc.fu.* tree | commitdiff
2020-05-18 Luke Kenneth Casso... rename pipe to fu tree | commitdiff