projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
add srcstep and correct PC-advancing during Sub-PC looping in ISACaller
[soc.git]
/
src
/
soc
/
simulator
/
test_sim.py
2021-01-31
Cesar Strauss
Fix loop test and enable it
blob
|
commitdiff
|
raw
2020-09-02
Luke Kenneth Casso...
series of extensive modifications to fix long-standing...
blob
|
commitdiff
|
raw
|
diff to current
2020-08-25
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2020-08-25
Luke Kenneth Casso...
add crxor unit test to qemu
blob
|
commitdiff
|
raw
|
diff to current
2020-08-24
Luke Kenneth Casso...
add isel CR tests to run on qemu (confirmed working)
blob
|
commitdiff
|
raw
|
diff to current
2020-08-24
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
extend addis test
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
r0 zero tests on addis, fails
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
add pseudo-op conversion
blob
|
commitdiff
|
raw
|
diff to current
2020-08-22
Luke Kenneth Casso...
add start of litex bios counter loop
blob
|
commitdiff
|
raw
|
diff to current
2020-08-17
Luke Kenneth Casso...
adjust litex bios cmp test
blob
|
commitdiff
|
raw
|
diff to current
2020-08-16
Luke Kenneth Casso...
attempting to track down bug in litex bios memtest
blob
|
commitdiff
|
raw
|
diff to current
2020-08-16
Luke Kenneth Casso...
cmp test from litex bios
blob
|
commitdiff
|
raw
|
diff to current
2020-08-04
Luke Kenneth Casso...
tracked down byte-reversal in LDST ISACaller and LDSTCo...
blob
|
commitdiff
|
raw
|
diff to current
2020-08-03
Tobias Platen
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-08-03
Luke Kenneth Casso...
change over to DMI debug start/stop interface
blob
|
commitdiff
|
raw
|
diff to current
2020-08-01
Luke Kenneth Casso...
add quick test of litex bios IMM64 macro
blob
|
commitdiff
|
raw
|
diff to current
2020-07-31
Luke Kenneth Casso...
add more instructions to litex trampoline test (not...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-30
Luke Kenneth Casso...
add trampoline test from litex
blob
|
commitdiff
|
raw
|
diff to current
2020-07-26
Luke Kenneth Casso...
add nop test cases
blob
|
commitdiff
|
raw
|
diff to current
2020-07-26
Luke Kenneth Casso...
add test_nop general test case
blob
|
commitdiff
|
raw
|
diff to current
2020-07-22
Jacob Lifshay
Merge remote-tracking branch 'origin/master'
blob
|
commitdiff
|
raw
|
diff to current
2020-07-22
Jacob Lifshay
format code
blob
|
commitdiff
|
raw
|
diff to current
2020-07-21
Luke Kenneth Casso...
spurious imports of FHDLTestCase, should be from nmutil
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
rename InternalOp to MicrOp
blob
|
commitdiff
|
raw
|
diff to current
2020-07-11
Luke Kenneth Casso...
sorting out bigendian/littleendian including in qemu
blob
|
commitdiff
|
raw
|
diff to current
2020-07-09
Luke Kenneth Casso...
identifying locations where big/little endian is in...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Luke Kenneth Casso...
resolving bigendian/littleendian modes in qemu sim
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Luke Kenneth Casso...
allow qemu to stop at specified end point
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Luke Kenneth Casso...
add a simple addis test (regression)
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-07
Luke Kenneth Casso...
add ATTN unit test
blob
|
commitdiff
|
raw
|
diff to current
2020-07-06
Luke Kenneth Casso...
continue mul unit test debugging
blob
|
commitdiff
|
raw
|
diff to current
2020-07-06
Luke Kenneth Casso...
improve debug for test_sim.py
blob
|
commitdiff
|
raw
|
diff to current
2020-07-06
Luke Kenneth Casso...
add first simulator mul test
blob
|
commitdiff
|
raw
|
diff to current
2020-07-05
Luke Kenneth Casso...
fix qemu trap test
blob
|
commitdiff
|
raw
|
diff to current
2020-06-19
Luke Kenneth Casso...
do mix-in for test_sim.py so that jacob can write some...
blob
|
commitdiff
|
raw
|
diff to current
2020-06-18
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-06-18
Luke Kenneth Casso...
debugging test_issuer.py general test cases
blob
|
commitdiff
|
raw
|
diff to current
2020-06-18
Luke Kenneth Casso...
move test_sim.py unit tests to different class (split)
blob
|
commitdiff
|
raw
|
diff to current
2020-06-17
Luke Kenneth Casso...
update test_sim.py to do a simple execution loop: decod...
blob
|
commitdiff
|
raw
|
diff to current
2020-06-17
Luke Kenneth Casso...
add loop example, required a bit of munging.
blob
|
commitdiff
|
raw
|
diff to current
2020-06-14
Luke Kenneth Casso...
add sim-qemu test for byte-reversed LD/ST
blob
|
commitdiff
|
raw
|
diff to current
2020-06-14
Luke Kenneth Casso...
add another LD/ST example to qemu-sim test,
blob
|
commitdiff
|
raw
|
diff to current
2020-06-14
Luke Kenneth Casso...
reasonably certain that the careful and slow use of...
blob
|
commitdiff
|
raw
|
diff to current
2020-06-12
Luke Kenneth Casso...
first cut at qemu memory dump and compare
blob
|
commitdiff
|
raw
|
diff to current
2020-06-10
Luke Kenneth Casso...
whitespace
blob
|
commitdiff
|
raw
|
diff to current
2020-06-09
Luke Kenneth Casso...
experimenting with CR/LR/XER etc in qemu
blob
|
commitdiff
|
raw
|
diff to current
2020-06-08
Michael Nolan
Add register assertions, fix broken tests
blob
|
commitdiff
|
raw
|
diff to current
2020-06-08
Michael Nolan
Restore test_sim.py, begin modifying it for testing...
blob
|
commitdiff
|
raw
|
diff to current
2020-05-07
Luke Kenneth Casso...
move unused simulator code out the way
blob
|
commitdiff
|
raw
2020-04-20
Tobias Platen
testcase fo mulli
blob
|
commitdiff
|
raw
|
diff to current
2020-04-20
Tobias Platen
testcase for addis
blob
|
commitdiff
|
raw
|
diff to current
2020-04-20
Tobias Platen
add with carry cleanup and test case
blob
|
commitdiff
|
raw
|
diff to current
2020-04-17
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-04-09
Tobias Platen
fix 'Object is not an nMigen signal' error in test_sim.py
blob
|
commitdiff
|
raw
|
diff to current
2020-04-06
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-04-06
Jacob Lifshay
Merge branch 'fix-tests'
blob
|
commitdiff
|
raw
|
diff to current
2020-04-06
Jacob Lifshay
almost all tests work
blob
|
commitdiff
|
raw
|
diff to current
2020-03-26
Michael Nolan
Add tests for subfic and neg
blob
|
commitdiff
|
raw
|
diff to current
2020-03-26
Michael Nolan
Sub instruction working
blob
|
commitdiff
|
raw
|
diff to current
2020-03-25
Michael Nolan
Directly compare simulator with qemu
blob
|
commitdiff
|
raw
|
diff to current
2020-03-25
Michael Nolan
Assemble whole program instead of instruction by instru...
blob
|
commitdiff
|
raw
|
diff to current
2020-03-23
Michael Nolan
Implement load and store of bytes, halfwords, and words
blob
|
commitdiff
|
raw
|
diff to current
2020-03-23
Michael Nolan
Add support for extended/indexed ld/st
blob
|
commitdiff
|
raw
|
diff to current
2020-03-23
Michael Nolan
Add memory loads and stores to simulator
blob
|
commitdiff
|
raw
|
diff to current
2020-03-23
Michael Nolan
Begin adding backend simulator
blob
|
commitdiff
|
raw
|
diff to current