testing LD without ST
[soc.git] / src / soc / simulator / test_sim.py
2020-04-20 Tobias Platentestcase fo mulli
2020-04-20 Tobias Platentestcase for addis
2020-04-20 Tobias Platenadd with carry cleanup and test case
2020-04-17 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-04-09 Tobias Platenfix 'Object is not an nMigen signal' error in test_sim.py
2020-04-06 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-04-06 Jacob LifshayMerge branch 'fix-tests'
2020-04-06 Jacob Lifshayalmost all tests work
2020-03-26 Michael NolanAdd tests for subfic and neg
2020-03-26 Michael NolanSub instruction working
2020-03-25 Michael NolanDirectly compare simulator with qemu
2020-03-25 Michael NolanAssemble whole program instead of instruction by instru...
2020-03-23 Michael NolanImplement load and store of bytes, halfwords, and words
2020-03-23 Michael NolanAdd support for extended/indexed ld/st
2020-03-23 Michael NolanAdd memory loads and stores to simulator
2020-03-23 Michael NolanBegin adding backend simulator