projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
add srcstep and correct PC-advancing during Sub-PC looping in ISACaller
[soc.git]
/
src
/
soc
/
simulator
/
test_trap_sim.py
2020-07-21
Luke Kenneth Casso...
spurious imports of FHDLTestCase, should be from nmutil
blob
|
commitdiff
|
raw
2020-07-12
Luke Kenneth Casso...
rename InternalOp to MicrOp
blob
|
commitdiff
|
raw
|
diff to current
2020-07-12
Luke Kenneth Casso...
attempting to get test_trap_sim working, seems to switc...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-08
Luke Kenneth Casso...
add test trap simulator unit test
blob
|
commitdiff
|
raw
|
diff to current
projects / soc.git / history