projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Add code, commented-out, for TRAP so as to not break test_caller.py
[soc.git] / src /
2020-06-20 colepoirierAdd code, commented-out, for TRAP so as to not break... tree | commitdiff
2020-06-19 Luke Kenneth Casso... whitespace update tree | commitdiff
2020-06-19 Luke Kenneth Casso... move trunc_div and trunc_rem to nmutil tree | commitdiff
2020-06-19 Luke Kenneth Casso... add comments on trunc_div and trunc_rem tree | commitdiff
2020-06-19 Luke Kenneth Casso... add divide-by-zero test to test_div_sim.py tree | commitdiff
2020-06-19 Luke Kenneth Casso... add docstring comment for SelectableInt tree | commitdiff
2020-06-19 Luke Kenneth Casso... add test_0_moduw and correct name to trunc_rem tree | commitdiff
2020-06-19 Luke Kenneth Casso... add abs SelectableInt unit test (very quick) tree | commitdiff
2020-06-19 Luke Kenneth Casso... add SelectableInt.abs tree | commitdiff
2020-06-19 Luke Kenneth Casso... add another bad hack in parser.py which identifies... tree | commitdiff
2020-06-19 Luke Kenneth Casso... add in really bad hack which calls trunc_div or trunc_mod tree | commitdiff
2020-06-19 Luke Kenneth Casso... add trunc_div and trunch_rem to decoder helpers tree | commitdiff
2020-06-19 Luke Kenneth Casso... auto-assign needs to use concat / selectconcat tree | commitdiff
2020-06-19 Luke Kenneth Casso... whoops detected page name wrong, for special case fixed... tree | commitdiff
2020-06-19 Luke Kenneth Casso... bit of a mess. getting carry recognised and output... tree | commitdiff
2020-06-19 Luke Kenneth Casso... add auto-assign mode detecting uninitialised variable... tree | commitdiff
2020-06-19 Luke Kenneth Casso... div needs to be floordiv tree | commitdiff
2020-06-19 Luke Kenneth Casso... add true and floor div to SelectableInt tree | commitdiff
2020-06-19 Luke Kenneth Casso... add simulator test for divw tree | commitdiff
2020-06-19 Luke Kenneth Casso... do mix-in for test_sim.py so that jacob can write some... tree | commitdiff
2020-06-19 Luke Kenneth Casso... add TODO comments to upgrade L0CacheBuffer to a new... tree | commitdiff
2020-06-19 Luke Kenneth Casso... parameterise LoadStoreUnitInterface to be expandable tree | commitdiff
2020-06-18 Jacob Lifshaydiv pipe completed except for tests tree | commitdiff
2020-06-18 Jacob Lifshayfinish code to calculate the 64-bit output of the div... tree | commitdiff
2020-06-18 Jacob Lifshayactually remove todo comment for manually checking... tree | commitdiff
2020-06-18 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-06-18 Jacob Lifshayfix bug and manually check div overflow code against... tree | commitdiff
2020-06-18 Luke Kenneth Casso... enable general test cases in test_issuer tree | commitdiff
2020-06-18 Luke Kenneth Casso... got loop example operational by noting when PC fastreg... tree | commitdiff
2020-06-18 Luke Kenneth Casso... use different way to pass instructions to test_issuer... tree | commitdiff
2020-06-18 Luke Kenneth Casso... debugging test_issuer.py general test cases tree | commitdiff
2020-06-18 Luke Kenneth Casso... get instructions immediately from assembly code tree | commitdiff
2020-06-18 Luke Kenneth Casso... move test_sim.py unit tests to different class (split) tree | commitdiff
2020-06-18 Luke Kenneth Casso... slightly hacky way to keep an eye on the PC tree | commitdiff
2020-06-18 Luke Kenneth Casso... whoops generate core ilang not TestIssuer tree | commitdiff
2020-06-18 Luke Kenneth Casso... use while / exception in test_compunit loop tree | commitdiff
2020-06-18 Luke Kenneth Casso... investigating mtocrf/mtcrf issue tree | commitdiff
2020-06-18 Jacob Lifshayworking on adding rest of stage classes for div pipeline tree | commitdiff
2020-06-17 Luke Kenneth Casso... add bug reference to mtocrf/mtcrf name decoding tree | commitdiff
2020-06-17 Luke Kenneth Casso... decoding assembly instruction name, move to separate... tree | commitdiff
2020-06-17 Luke Kenneth Casso... getting sim instruction decoder to reproduce asm instru... tree | commitdiff
2020-06-17 Luke Kenneth Casso... add comment/assembly decode in power enums tree | commitdiff
2020-06-17 Luke Kenneth Casso... update test_sim.py to do a simple execution loop: decod... tree | commitdiff
2020-06-17 Luke Kenneth Casso... add loop example, required a bit of munging. tree | commitdiff
2020-06-17 Luke Kenneth Casso... get fu compunit test to use ISACaller instruction-memory tree | commitdiff
2020-06-17 Luke Kenneth Casso... got fed up of adding arguments to ISACaller / ISA,... tree | commitdiff
2020-06-17 Luke Kenneth Casso... split execute and setup of ISACaller instruction execution tree | commitdiff
2020-06-17 Luke Kenneth Casso... comment ISACaller setup tree | commitdiff
2020-06-17 Luke Kenneth Casso... start to add in independent execution into ISACaller tree | commitdiff
2020-06-17 Luke Kenneth Casso... add a fake program counter to ISACaller tree | commitdiff
2020-06-17 Luke Kenneth Casso... use an independent power decoder in ISACaller tree | commitdiff
2020-06-17 Luke Kenneth Casso... add "respect_pc" boolean to ISACaller tree | commitdiff
2020-06-17 Luke Kenneth Casso... add optional instruction memory tree | commitdiff
2020-06-17 Luke Kenneth Casso... split out TestIssuer into separate module tree | commitdiff
2020-06-17 Luke Kenneth Casso... remove unneeded yield tree | commitdiff
2020-06-17 Luke Kenneth Casso... enable all tests again in test_core.py and test_issuer.py tree | commitdiff
2020-06-17 Luke Kenneth Casso... got test_issuer FSM operating. bit of a hack tree | commitdiff
2020-06-17 Luke Kenneth Casso... debugging test_issuer, getting FSM working tree | commitdiff
2020-06-17 Luke Kenneth Casso... output to issuer_simulator.vcd tree | commitdiff
2020-06-16 Luke Kenneth Casso... add first version unit test for TestIssuer tree | commitdiff
2020-06-16 Luke Kenneth Casso... reduce instruction depth to 6 bits in TestIssuer tree | commitdiff
2020-06-16 Luke Kenneth Casso... move debug statements to check function tree | commitdiff
2020-06-16 Luke Kenneth Casso... hack LD/ST ad/st together, allow PC to be set externally tree | commitdiff
2020-06-16 Luke Kenneth Casso... move check regs in simple core to separate function tree | commitdiff
2020-06-16 Luke Kenneth Casso... move test core reg set up into separate function tree | commitdiff
2020-06-16 Luke Kenneth Casso... set up a TestIssuer class with a FSM for doing instruct... tree | commitdiff
2020-06-16 Luke Kenneth Casso... add ports to TestMemory tree | commitdiff
2020-06-16 Luke Kenneth Casso... add beginnings of TestIssuer class, to issue instructio... tree | commitdiff
2020-06-16 Luke Kenneth Casso... weird: adding TestMemory with no port causes nmigen... tree | commitdiff
2020-06-16 Luke Kenneth Casso... refer to signals directly in Test Core tree | commitdiff
2020-06-16 Luke Kenneth Casso... add test instruction memory SRAM tree | commitdiff
2020-06-16 Luke Kenneth Casso... update popcount docstring tree | commitdiff
2020-06-15 Luke Kenneth Casso... start trying to fill in some comments in Minerva L1... tree | commitdiff
2020-06-15 Luke Kenneth Casso... whitespace cleanup tree | commitdiff
2020-06-15 Luke Kenneth Casso... imports and syntax errors fixed (found test_cache.py) tree | commitdiff
2020-06-15 Luke Kenneth Casso... more whitespace tree | commitdiff
2020-06-15 Luke Kenneth Casso... more whitespace on minerva (no unit tests, so cannot... tree | commitdiff
2020-06-15 Luke Kenneth Casso... whitespace cleanup, remove minerva DataSelector class tree | commitdiff
2020-06-15 Luke Kenneth Casso... have to set up addr/st rel-go link before setting up... tree | commitdiff
2020-06-15 Luke Kenneth Casso... add in memory setup/check but disable LDST Unit Tests... tree | commitdiff
2020-06-15 Luke Kenneth Casso... move setup/check memory into helper functions for use... tree | commitdiff
2020-06-15 Luke Kenneth Casso... whoops LDSTCompUnit was identified as a Function.ALU... tree | commitdiff
2020-06-15 Luke Kenneth Casso... add in TstL0CacheBuffer but disable temporarily tree | commitdiff
2020-06-14 Luke Kenneth Casso... add optional LDSTFunctionUnit to compunits tree | commitdiff
2020-06-14 Luke Kenneth Casso... unit tests showing byte-reverse works tree | commitdiff
2020-06-14 Luke Kenneth Casso... add sim-qemu test for byte-reversed LD/ST tree | commitdiff
2020-06-14 Luke Kenneth Casso... add in byte-reverse from op PowerDecode2 field tree | commitdiff
2020-06-14 Luke Kenneth Casso... error in address width (truncated) in setting up L0Cach... tree | commitdiff
2020-06-14 Luke Kenneth Casso... error in naming that ended up in gtkwave from a proxy tree | commitdiff
2020-06-14 Luke Kenneth Casso... add another LD/ST example to qemu-sim test, tree | commitdiff
2020-06-14 Luke Kenneth Casso... add byte-reversal on LD and ST in L0CacheBuffer tree | commitdiff
2020-06-14 Luke Kenneth Casso... reasonably certain that the careful and slow use of... tree | commitdiff
2020-06-13 Cesar StraussWait for all active rel signals to be high, and only... tree | commitdiff
2020-06-12 Luke Kenneth Casso... first cut at qemu memory dump and compare tree | commitdiff
2020-06-12 Luke Kenneth Casso... note possible BE/LE mode needed for memory reads/writes tree | commitdiff
2020-06-12 Luke Kenneth Casso... update ld/st test to see what is going on tree | commitdiff
2020-06-12 Luke Kenneth Casso... tracking down what looks like an error in the Simulator... tree | commitdiff
2020-06-12 Luke Kenneth Casso... debug printout of sim and hardware memory, shows mismat... tree | commitdiff
2020-06-12 Luke Kenneth Casso... use ALUHelpers in LDSTCompUnit test tree | commitdiff
2020-06-11 Luke Kenneth Casso... some ugly hacks that get LD/ST immediate working tree | commitdiff
next