noticed the regular pattern in all pipe_data.py (regspecs).
[soc.git] / src /
2020-06-06 Luke Kenneth Casso... noticed the regular pattern in all pipe_data.py (regspecs).
2020-06-05 Luke Kenneth Casso... comment out CR assertion for now
2020-06-05 colepoirierAdded skeleton fu/trap/test/test_pipe_caller using
2020-06-05 colepoirierAdd trap_input_data.py for fu/trap, cookie-cut from
2020-06-05 Tobias Platenfix proof_datamerger (see 216#c56)
2020-06-05 Luke Kenneth Casso... update comments
2020-06-05 Luke Kenneth Casso... add comments and start of elaborate
2020-06-05 Luke Kenneth Casso... more comments
2020-06-05 Luke Kenneth Casso... more comments
2020-06-05 Luke Kenneth Casso... a_i not b_in
2020-06-05 Luke Kenneth Casso... add comments
2020-06-05 Luke Kenneth Casso... experimenting with CR, not quite right
2020-06-05 colepoirierMade small changes to fu/trap/main_stage to bring nmige...
2020-06-05 Tobias Platenimplement init function of DualPortSplitter
2020-06-05 Tobias Platenuncomment rtlil.convert in test_l0_cache that causes...
2020-06-05 Luke Kenneth Casso... whoops returning cr2 for cr3 regspec map
2020-06-05 Luke Kenneth Casso... name regfile ports by name not numerical position
2020-06-05 Luke Kenneth Casso... whoops connecting up CR in wrong order. fixing with...
2020-06-05 Luke Kenneth Casso... fix syntax errors and use correct FastRegs (SRR0/1...
2020-06-05 Luke Kenneth Casso... add TODO for MFSPR/MTSPR
2020-06-05 Luke Kenneth Casso... refer to srr0/1 not a/b
2020-06-05 Luke Kenneth Casso... add msr_copy function and use it in OP_TRAP, OP_RFID...
2020-06-05 Luke Kenneth Casso... set SRR0 in OP_SC
2020-06-05 Luke Kenneth Casso... add OP_RFID SRR0/SRR1 in PowerDecode2
2020-06-04 colepoirierUse a_i and b_i convenience variables instead of a...
2020-06-04 Luke Kenneth Casso... testing CRs after writing: not in the right bit-order
2020-06-04 Luke Kenneth Casso... remove unneeded code
2020-06-04 Luke Kenneth Casso... use common TestCase class in logical
2020-06-04 Luke Kenneth Casso... add branch test case to core
2020-06-04 Luke Kenneth Casso... no global variables in test suites
2020-06-04 Luke Kenneth Casso... sigh. because POWER. CR index inversion
2020-06-04 Luke Kenneth Casso... sigh. weirdness involving bit-inversion, inconsistency...
2020-06-04 Luke Kenneth Casso... no global variables in test suites
2020-06-04 Luke Kenneth Casso... add ShiftRot test case (works only because CRs are...
2020-06-04 Luke Kenneth Casso... add both logical and ALU test core
2020-06-04 Luke Kenneth Casso... no global variables in test suites
2020-06-04 Luke Kenneth Casso... no global variables in test suites
2020-06-04 Luke Kenneth Casso... no global variables in test suites
2020-06-04 Luke Kenneth Casso... whoops, docstring indentation
2020-06-04 Luke Kenneth Casso... add docstrings for read/write port connection
2020-06-04 Luke Kenneth Casso... move core code into separate functions, for clarity
2020-06-04 Luke Kenneth Casso... reduce amount of code in SelectableInt
2020-06-04 Luke Kenneth Casso... oops forgot to switch write-enable off
2020-06-04 Luke Kenneth Casso... comment clarify on core
2020-06-04 Luke Kenneth Casso... initialise XER from simulation
2020-06-04 Luke Kenneth Casso... messing with valid/busy signals in core test
2020-06-04 Luke Kenneth Casso... add extra argument (not used) to regfile.py
2020-06-04 Luke Kenneth Casso... hmmm sync-delay wport write and wen
2020-06-04 Luke Kenneth Casso... whitespace
2020-06-04 Luke Kenneth Casso... test actual reg values being produced in core test
2020-06-04 Luke Kenneth Casso... use common TestCase in branch
2020-06-04 Luke Kenneth Casso... use common TestCase in shift_rot
2020-06-04 Luke Kenneth Casso... use common TestCase in alu
2020-06-04 Luke Kenneth Casso... move TestCase to common location
2020-06-04 Luke Kenneth Casso... move reg setup to earlier in test
2020-06-04 Luke Kenneth Casso... comment out wrflag as it should already be in the fu...
2020-06-04 Luke Kenneth Casso... test against Logical (hard-coded change)
2020-06-04 Luke Kenneth Casso... add first cut at test core
2020-06-04 Luke Kenneth Casso... sync onto fu.go_wr_i otherwise a loop occurs
2020-06-04 Luke Kenneth Casso... add rdmask and issue/busy setting
2020-06-04 Luke Kenneth Casso... remove unneeded imports
2020-06-04 Luke Kenneth Casso... use copy of FHDLTestCase
2020-06-04 Luke Kenneth Casso... connect up write-ports from Regfiles to FUs
2020-06-04 Luke Kenneth Casso... docstring for AllFunctionUnits
2020-06-04 Luke Kenneth Casso... missing a fastregs write-port
2020-06-04 Luke Kenneth Casso... update docstring on simple/core.py
2020-06-04 Luke Kenneth Casso... move regfile/spec organiser to separate function
2020-06-04 Luke Kenneth Casso... mention convenience variables
2020-06-04 Luke Kenneth Casso... rename trap to use convenience variables
2020-06-04 colepoirierUndo damage done by deleting VHDL microwatt comments,
2020-06-04 Luke Kenneth Casso... collate fu-enable signals
2020-06-04 Luke Kenneth Casso... connect up Function Unit operand subsets
2020-06-03 Luke Kenneth Casso... forgot to add in rdflag enable
2020-06-03 Luke Kenneth Casso... whoops, regfiles are uppercase
2020-06-03 Luke Kenneth Casso... whoops needed a bit of a reorg of the data structure...
2020-06-03 Luke Kenneth Casso... hmmm got naming wrong in regfile-fu connectivity
2020-06-03 Luke Kenneth Casso... whoops names of regfiles are lower-case
2020-06-03 Luke Kenneth Casso... munge/redirect the regfile port based on the naming
2020-06-03 Luke Kenneth Casso... connect read-enable and src_i to regfile ports
2020-06-03 Luke Kenneth Casso... link up PriorityPickers on read channels
2020-06-03 Luke Kenneth Casso... put rdspecs into a different dictionary
2020-06-03 Luke Kenneth Casso... start putting a non-production core together,
2020-06-03 Luke Kenneth Casso... add a simple core, not intended for production use
2020-06-03 Luke Kenneth Casso... correct comments on regspec decode map
2020-06-03 Luke Kenneth Casso... only select xer_xo if OE enabled
2020-06-03 Luke Kenneth Casso... decide to elaborate Refiles *into* another class, rathe...
2020-06-03 Luke Kenneth Casso... turn RegFiles into module, add all regfiles to it
2020-06-03 Luke Kenneth Casso... add a simple class containing all FunctionUnits
2020-06-03 Tobias Platenmore work on proof_datamerger.py
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-06-03 Luke Kenneth Casso... add class containing all regfiles
2020-06-03 Luke Kenneth Casso... whitespace
2020-06-03 Luke Kenneth Casso... use common get_cu_inputs for CR unit tests
2020-06-03 Luke Kenneth Casso... convert shift_rot tests to use common get_cu_inputs...
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org...
2020-06-03 Tobias Platenwhitespace fix for proof_datamerger.py
2020-06-03 Luke Kenneth Casso... reorganise ALU tests, move get_cu_inputs function to...
2020-06-03 Luke Kenneth Casso... worked out how to dynamically enable carry-in to ALU...
2020-06-03 Luke Kenneth Casso... correct overflow-enable flags for rdmask specs in ALU
2020-06-03 Luke Kenneth Casso... attempt to make carry-in and overflow-enable optional...
next