add SVP64 CR EXTRA field-extension, from 3-bit to 7-bit (plus isvec)
[soc.git] / doc / div_pipeline_loop_model / built /
drwxr-xr-x   ..
-rw-r--r-- 0 .gitkeep