add a test SRAM that lives behind a minerva LoadStoreUnitInterface
[soc.git] / src / soc / config /
drwxr-xr-x   ..
-rw-r--r-- 729 loadstore.py