add 2nd part of XICS interrupt interface
[soc.git] / src / soc / interrupts /
drwxr-xr-x   ..
-rw-r--r-- 13310 xics.py