hmmm XICS data being asserted on wb bus for too long
[soc.git] / src / soc / interrupts /
drwxr-xr-x   ..
-rw-r--r-- 0 __init__.py
-rw-r--r-- 20121 xics.py