projects
/
soc.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
remove ClockSelect module, use DummyPLL
[soc.git]
/
src
/
soc
/
simple
/
drwxr-xr-x
..
-rw-r--r--
0
__init__.py
blob
|
history
|
raw
-rw-r--r--
21852
core.py
blob
|
history
|
raw
-rw-r--r--
21031
issuer.py
blob
|
history
|
raw
-rw-r--r--
2632
issuer_verilog.py
blob
|
history
|
raw
drwxr-xr-x
-
test
tree
|
history
projects / soc.git / tree