add 3 more 4k SRAMs, change WB bus width to 64 in ls180 litex
[soc.git] / src /
drwxr-xr-x   ..
drwxr-xr-x - soc
drwxr-xr-x - unused