e3e326e6dc5fd34f80a694225da883c5b2643b54
[sv2nmigen.git] / examples / assignment.sv
1 module assignment(
2 input i,
3 output o
4 );
5 assign o = i;
6 endmodule