projects / gem5.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
arch: [Patch 1/5] Added RISC-V base instruction set RV64I
[gem5.git] / build_opts / HSAIL_X86
1 PROTOCOL = 'GPU_RfO'
2 TARGET_ISA = 'x86'
3 TARGET_GPU_ISA = 'hsail'
4 BUILD_GPU = True
5 CPU_MODELS = 'AtomicSimpleCPU,O3CPU,TimingSimpleCPU'