projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Take M-mode interrupts over S-mode interrupts
[riscv-isa-sim.git] / dummy_rocc / dummy_rocc.ac
1
Simple-V augmented version of spike