Implement clearing-misa.C-while-PC-is-misaligned proposal

[riscv-isa-sim.git] / riscv / insns / add.h

WRITE_RD(sext_xlen(RS1 + RS2));