WIP. Doesn't work.

[riscv-isa-sim.git] / riscv / insns / add.h

WRITE_RD(sext_xlen(RS1 + RS2));