[xcc, sim] changed instruction format so imm12 subs for rs2

[riscv-isa-sim.git] / riscv / insns / addi.h

require64;
RDI = SIMM + RS1;