projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git] / riscv / insns / addw.h
1 require_rv64;
2 WRITE_RD(sext32(RS1 + RS2));
Simple-V augmented version of spike