sfence.vm -> sfence.vma

[riscv-isa-sim.git] / riscv / insns / addw.h

require_rv64;
WRITE_RD(sext32(RS1 + RS2));