Default to 2 GiB of memory
[riscv-isa-sim.git] / riscv / insns / and.h
1 WRITE_RD(RS1 & RS2);