Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / and.h

WRITE_RD(RS1 & RS2);