[xcc, sim, pk, opcodes] new instruction encoding!

[riscv-isa-sim.git] / riscv / insns / and.h

RD = RS1 & RS2;