Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / andi.h

WRITE_RD(insn.i_imm() & RS1);