Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / bne.h
1 if(RS1 != RS2)
2 set_pc(BRANCH_TARGET);