Implement clearing-misa.C-while-PC-is-misaligned proposal

[riscv-isa-sim.git] / riscv / insns / c_bnez.h

require_extension('C');
if (RVC_RS1S != 0)
  set_pc(pc + insn.rvc_b_imm());