Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / c_ebreak.h
1 require_extension('C');
2 throw trap_breakpoint(pc);