[opcodes] generate latex and verilog correctly
[riscv-isa-sim.git] / riscv / insns / c_eq_d.h
1 require_fp;
2 RD = f64_eq(FRS1, FRS2);
3 set_fp_exceptions;