projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / c_or.h
1 require_extension('C');
2 WRITE_RVC_RS1S(RVC_RS1S | RVC_RS2S);
Simple-V augmented version of spike