projects
/
riscv-isa-sim.git
/ blob
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
history
|
raw
|
HEAD
Generate instruction decoder dynamically
[riscv-isa-sim.git]
/
riscv
/
insns
/
c_srli32.h
1
require_rvc
;
2
require_xpr64
;
3
CRDS
=
CRDS
>> (
32
+
CIMM5U
);