[sim] add while to interactive_until

[riscv-isa-sim.git] / riscv / insns / cvt_d_l.h

require_fp;
FRC = i64_to_f64(FRA);
set_fp_exceptions;