[opcodes] generate latex and verilog correctly

[riscv-isa-sim.git] / riscv / insns / cvt_s_d.h

require_fp;
FRD = f64_to_f32(FRS1);
set_fp_exceptions;