projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Implement clearing-misa.C-while-PC-is-misaligned proposal
[riscv-isa-sim.git] / riscv / insns / fclass_d.h
1 require_extension('D');
2 require_fp;
3 WRITE_RD(f64_classify(f64(FRS1)));
Simple-V augmented version of spike