projects / riscv-isa-sim.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / fclass_q.h
1 require_extension('Q');
2 require_fp;
3 WRITE_RD(f128_classify(f128(FRS1)));
Simple-V augmented version of spike