Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / fence.h
1