Exceptions in Debug Mode don't update any regs.

[riscv-isa-sim.git] / riscv / insns / fence_i.h

MMU.flush_icache();