WIP. Doesn't work.
[riscv-isa-sim.git] / riscv / insns / fld.h
1 require_extension('D');
2 require_fp;
3 WRITE_FRD(f64(MMU.load_uint64(RS1 + insn.i_imm())));