[xcc,pk,sim] added privileged cflush instruction

[riscv-isa-sim.git] / riscv / insns / fld_v.h

require_vector;
require_fp;
VEC_LOAD(FRD, load_int64, 8);