Fix implementation of FMIN/FMAX NaN case
[riscv-isa-sim.git] / riscv / insns / fle_s.h
1 require_extension('F');
2 require_fp;
3 WRITE_RD(f32_le(f32(FRS1), f32(FRS2)));
4 set_fp_exceptions;