Fix implementation of FMIN/FMAX NaN case

[riscv-isa-sim.git] / riscv / insns / flt_d.h

require_extension('D');
require_fp;
WRITE_RD(f64_lt(f64(FRS1), f64(FRS2)));
set_fp_exceptions;